Binary-encoded vector-matrix multiplication architecture.
A new binary-encoded vector-matrix multiplication architecture is proposed, which can realize this multiplication in highly parallel operation to get the mixed binary format results in the output plane. Preliminary experiments demonstrate the effectiveness of this architecture.